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1 Poster Abstract
The limitation imposed by instruction-level parallelism
(ILP) has motivated the use of thread-level parallelism
(TLP) as a common strategy for improving processor per-
formance. TLP paradigms such as simultaneous multi-
threading (SMT), chip multiprocessing (CMP) and com-
binations of both offer the opportunity to obtain higher
throughputs. However, they also have to face the challenge
of sharing resources of the architecture. Simply avoiding
any resource control can lead to undesired situations where
one thread is monopolizing all the resources and harming
the other threads. Some studies deal with the resource
sharing problem in SMTs at core level resources like issue
queues, registers, etc. In CMPs, resource sharing is lower
than in SMT, focusing in the cache hierarchy.
Some applications present low reuse of their data and
pollute caches with data streams, such as multimedia, com-
munications or streaming applications, or have many com-
pulsory misses that cannot be solved by assigning more
cache space to the application. Traditional eviction poli-
cies such as Least Recently Used (LRU), pseudo LRU or
random are demand-driven, that is, they tend to give more
space to the application that has more accesses to the cache
hierarchy. As a consequence, some threads can suffer a se-
vere degradation in performance. Previous work has tried
to solve this problem by using static and dynamic parti-
tioning algorithms that monitor the L2 cache accesses and
decide a partition for a fixed amount of cycles in order to
maximize throughput [4, 5] or fairness [2]. Basically, these
proposals predict the number of misses per application for
each possible cache partition. Then, they use the cache
partition that leads to the minimum number of misses for
the next interval. We denote this algorithm MinMisses.
A common characteristic of all these proposals is that
they treat all L2 misses equally. However, it has been shown
that L2 misses affect performance differently depending on
how clustered they are. As was said in [1], an isolated L2
miss has approximately the same misspenalty than a cluster
of L2 misses, as they can be served in parallel if they all
fit in the reorder buffer. As a consequence, an isolated
miss has a higher impact on performance than a miss in
a burst of misses as the memory latency is shared by all
clustered misses. Based on this fact, we propose a new
dynamic cache partitioning algorithm that gives a cost to
each L2 access according to its impact in final performance.
We detect isolated and clustered misses and assign a higher
cost to isolated misses. Then, our algorithm determines the
partition that minimizes the total cost for all threads, which
is used in the next interval. We denote this algorithmMLP.
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Our results prove that differentiating between clustered and
isolated L2 misses leads to dynamic cache partitions with
higher performance than previous proposals.
Figure 1. Average throughput speed up over LRU
Figure 1 shows the average throughput speed up that our
proposals obtain over LRU. MLP-IPC is a variant of the
MLP algorithm that gives priority to applications with high
IPC. We also compare our results with MinMisses [4, 5].
We use configurations with two cores (2C ) and four cores
with a shared L2 cache of 1MB and 16-way associativity
(4C-1 ) or 2MB and 32-way associativity (4C-2 ).
We followed the methodology introduced in [3] to classify
workloads of benchmarks in the SPEC CPU 2000. In that
way, we have one situation where our policies show similar
results to traditional LRU (Case 1), one situation where
significant speed ups are obtained (Case 2) and a third sit-
uation where MinMisses obtains performance losses while
our proposals attain performance benefits (Case 3). We
obtain improvements over LRU up to 63.9% (10.6% on av-
erage) and over previous proposals up to 15.4% (4.1% on
average) in a four-core architecture. Our results also show
that our proposals do not obtain these improvements at the
expense of fairness. MLP and MLP-IPC outperform LRU
by 5.4% and 3.8% in fairness (measured as the harmonic
mean of relative IPCs), while MinMisses attains a 4.1%
improvement over LRU.
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